logo

JobNob

Your Career. Our Passion.

Wireless Design Verification Engineer


Apple Inc.


Location

Sunnyvale, CA | United States


Job description

Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication subsystem including MAC, PHY, and interfaces. With deep understanding of communication systems and protocols, you will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.

Key Qualifications

Description

- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets. - Build block / subsystem / chip level testbench using best in class DV methodology. - Architect testbench with maximum reusability in mind, and create UVM libraries. - Generate directed and constrained random tests. - Debug failures, manage bug tracking, and close coverage. - Create and analyze block/subsystem level coverage model, and add test cases to increase coverage. - Work closely with team members to improve methodology, and flow.

Education & Experience

BS and 3+ years of relevant industry experience.

Additional Requirements

Pay & Benefits

- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets. - Build block / subsystem / chip level testbench using best in class DV methodology. - Architect testbench with maximum reusability in mind, and create UVM libraries. - Generate directed and constrained random tests. - Debug failures, manage bug tracking, and close coverage. - Create and analyze block/subsystem level coverage model, and add test cases to increase coverage. - Work closely with team members to improve methodology, and flow. BS and 3+ years of relevant industry experience.


Job tags

Relocation


Salary

All rights reserved