ASIC Digital Design, Staff Engineer
Location
Nepean, ON | Canada
Job description
Job Description and Requirements
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you. Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
Senior ASIC Digital Design Engineer Seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation NRZ and PAM-based SerDes products. Sound theoretical and practical background in high-speed serializer and data recovery circuits is a plus. The position offers an excellent opportunity to work with an experienced team of digital and mixed-signal engineers accountable for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips. The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments. The work is very challenging, not only given the constant technological changes but also given the ownership and the need to charter unknown waters.
Key Qualifications - BSEE or MSEE with minimum 5 years experience in digital design
- Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is desirable.
- Scripting experience in Shell, Perl, Python and TCL is a plus
- Good theoretical and practical knowledge of digital signal processing and data recovery circuits is desirable.
- Good communication skills for interacting between different design groups and customer support teams are required
- Must be self-motivated, proactive, and able to apply good design quality while meeting tight deadlines
- Resolves issues in inventive ways and exercises sound judgment in selecting methods and techniques to obtain solutions
Preferred Experience - Digital architecture, RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog
- Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures
- Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools
- Enhancing and maintaining existing SERDES PHY IP
- Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability. Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].
Job tags
Salary
